Low leakage multi-Vth technique for sequential circuits at transistor level in nanotechnology

نویسندگان

  • Abdoul Rjoub
  • Hassan Almanasrah
چکیده

Leakage power is the main dominant source of power dissipation for Sub-lOOlJm VLSI circuits. Various techniques were proposed to reduce the leakage power dissipation; one of these techniques is Multi-Threshold voltage. In this paper, the exact and optimal values of Threshold Voltage (Vth) for each transistor of the design are found for any sequential circuit. This is achieved by applying Artificial Intelligence (AI) Search Algorithm to find the optimum values that get the largest reduction of leakage current. The proposed algorithm exploits the total Slack Time of each transistor's location and their contribution of leakage current. The proposed algorithm is introduced by AI Heuristic Search, under 22IJm BSIM4 foundries predictive model. The proposed approach saves around 80% of the Sub-threshold Leakage current without degrading the performance of the circuit. KeywordsArtificial Intelegence, Leakage Current, Low Power, Multi-Threshold Technique, Nanotechnology, SPICE Parameters.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Low Leakage Multi Threshold Level Shifter Design using Sleepy Keeper

In this paper, a low leakage multi Vth level shifter is designed for robust voltage shifting from sub threshold to above threshold domain using MTCMOS technique and sleepy keeper. Multi Threshold CMOS is an effective circuit level technique that improves the performance and design by utilizing both low and high threshold voltage transistors. Power dissipation has become an overriding concern fo...

متن کامل

Minimizing leakage power in aging-bounded high-level synthesis with design time multi-Vth assignment

Aging effects (such as Negative Bias Temperature Instability (NBTI)) can cause the temporal degradation of threshold voltage of transistors, and have become major reliability concerns for deep-submicron (DSM) designs. Meanwhile, leakage power dissipation becomes dominant in total power as technology scales. While multi-threshold voltage assignment has been shown as an effective way to reduce le...

متن کامل

Domino Logic Circuit with Reduced Leakage and Improved Noise Margin

As the technology is continuously scaled, leakage currents become a major contributor to the total power dissipation. A reduction in power supply voltage is necessary to reduce dynamic power and avoid reliability problems in deep sub-micron (DSM) regimes. Threshold voltage reduction accompanies supply voltage scaling to maintain the performance, but it exponentially increases the subthreshold l...

متن کامل

A New Circuit Scheme for Wide Dynamic Circuits

In this paper, a new circuit scheme is proposed to reduce the power consumption of dynamic circuits. In the proposed circuit, an NMOS keeper transistor is used to maintain the voltage level in the output node against charge sharing, leakage current and noise sources. Using the proposed keeper scheme, the voltage swing on the dynamic node is lowered to reduce the power consumption of wide fan-in...

متن کامل

Low-threshold CMOS Rectifier Design for Energy Harvesting in Biomedical Sensors

The power transfer efficiency of energy harvesting systems is strongly dependent on the power conditioning circuits, especially rectifiers. The voltage drop across rectifier and its leakage current can drastically influence the efficiency. The hybrid energy harvesters impose even more severe constraints on the rectifier. The low Vth transistors and bulk regulation technique are used in this wor...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2010